The degradation of amorphous indium-gallium-zinc-oxide (a-IGZO) thin film transistor (TFT) inverter operation is investigated under AC pulse stresses. From the extraction of subgap density of states (DOSs), the dominant mechanism of the pulse stress-induced degradation of driver TFT is considered as the increase of acceptor-like deep states, while that of the load TFT is attributed to the increased number of electrons trapped into the interface and/or a-IGZO thin films. We also observe that the rising and falling time of the induced pulse affects each TFT of the inverter in a different manner, and discuss the related mechanism of this phenomenon. # 2011 The Japan Society of Applied Physics A morphous oxide thin film transistors (TFTs) have been attracting considerable attention for applications in mobile electronics, future displays, three-dimensional memories, and other consumer electronics.
A morphous oxide thin film transistors (TFTs) have been attracting considerable attention for applications in mobile electronics, future displays, three-dimensional memories, and other consumer electronics. 1, 2) In particular, the amorphous indium-galliumzinc-oxide (a-IGZO) thin film transistor (TFT) is of particular interest, because it provides high mobility and good transparency, as well as a low-temperature process that allows the fabrication of TFTs on flexible substrates as a plastic. [3] [4] [5] [6] [7] Recently, much effort has been made to implement high-performance circuits based on the a-IGZO TFTs. 8, 9) However, for the practical application of a-IGZO circuits to various systems, the electrical stability issue of the circuit must be addressed in detail. A significant amount of work has been reported on the bias-induced degradation of electrical characteristics including the threshold voltage (V T ) shift (ÁV T ) in a-IGZO TFT devices. [10] [11] [12] However, very limited knowledge is still available for the effect of electrical stresses on the operation of the a-IGZO TFT circuits. Motivated by these backgrounds, in this work, the degradation of a-IGZO TFT-based inverter is investigated under a real logic operation condition (i.e., toggled AC bias input) for the first time. The time-evolution of the subgap density of states (DOSs) were measured in the load and driver TFTs to address the degradation mechanism of the a-IGZO TFT inverter circuits under electrical stresses, and the effect of rising (t r ) and falling time (t f ) is investigated on the degradation of inverters.
Figure 1(a) shows the schematic of integrated a-IGZO TFT. The fabrication procedure of the device is same with that reported in our previous paper 13) except that the SiN x /SiO 2 stack is used as a gate dielectric. Geometrical parameters are as follows: the thickness of gate dielectric T GI ¼ 400=50 nm (SiN x /SiO 2 ) = 254 nm (equivalent oxide thickness: EOT), the thickness of a-IGZO active layer T IGZO ¼ 50 nm, the channel length (L) = 30 m, the channel width W load =W driver ¼ 50=225 m for the load/driver TFT, and gate-to-source/drain (S/D) overlap length (L ov ) = 10 m, respectively. As shown in Figs. 1(b) and 1(c), the enhancement load-type inverter was integrated, and contact pads for all nodes of two TFTs were prepared in the inverter layout in order to separately extract subgap DOSs of the load and driver TFTs [five pads as seen in Fig. 1(c) ]. Figure 1(d) shows the shape of pulse applied to the input of inverter (V IN ). In order to investigate only the effect of t r and t f , the amplitude and duration of high level were fixed at 20 V (¼ V DD ) and 450 s, with a duty ratio of 50%, while t r ¼ t f was varied from 10 to 100 s. That is, the V IN was toggled from 0 to 20 V with the period of 2 Â t r þ 900 s = 2 Â t f þ 900 s. As seen in the schematic in Fig. 1(d) , both driver and load TFTs are always subjected to the current flow-induced stress when the inverter is turned on, which is definitely different from the case of low temperature polycrystalline Si (LTPS) TFT-based complementary logic inverters. analyze the origin of degradation, subgap DOSs of a-IGZO TFTs were extracted before and after pulse stresses by using the multi-frequency capacitance-voltage (C-V ) method reported in our previous work. 14) Figure 3 (b) depicts the extracted DOSs in both TFTs. It shows that the extracted DOS increase only in the driver TFT after pulse stresses, and insignificant variation is observed in the load TFTs. Considering that a-IGZO is an n-type semiconductor, and the Fermi level can sweep only the upper part of the bandgap because of the surface potential pinning phenomenon in the multi-frequency method, we can consider that the extracted DOSs are mainly that of the acceptor-like states.
15) The measured DOSs for both TFTs before and after pulse stresses in Fig. 3(b) shows that the degradation mechanism is different in driver and load TFTs under inverter operation.
In the driver TFTs, we can observe the increase of acceptorlike deep states with no noticeable variation of acceptor-like tail states after pulse stresses. Previous studies reported that the acceptor-like tail states have strong effect on the SS, while the variations of the acceptor-like deep states have the major effect of shifting the V T and the transfer curve in a-IGZO TFTs. 15) In Fig. 3(a) , we already observed that the pulse stresses leads to the higher V T with unsignificant degradation of SS in driver TFTs, which is consistent with the extracted DOSs in Fig. 3(b) for driver TFTs. Based on these results, we can conclude that the degradation of the driver TFT is due to the increase of acceptor-like deep states under inverter operation. Meanwhile, in the load TFTs, we cannot observe the noticeable increase of both and tail states after pulse stresses, which represents that the charge trapping into the interface and/or a-IGZO thin film dominates the pulse stress-induced ÁV T of the load TFT observed in Fig. 3(a) . As already mentioned in Fig. 1(d) , the load TFT is always subjected to the current flow-induced stress when the inverter is turned on. Figure 4 (a) shows the effects of t r and t f on the pulse stress-induced TFT degradation. From Fig. 4(a) , it is observed that the ÁV T of the load TFT increases with the increase of t r and t f from 10 to 100 s, while that of the driver TFT decreases as the t r and t f increase. From the results in Fig. 3 , this can be concluded that the the charge trapping increases with longer t r and t f in load TFTs, but the acceptor-like deep states creates more rapidly for shorter t r and t f in driver TFTs. For load TFTs, this result can be understood as follows: Considering that the load TFT is always subjected to the current flow-induced stress under inverter operation, as t r and t f increase, more electrons would be trapped into interface and/or a-IGZO thin film in the load TFT. Thus, the load TFT degradation becomes more significant as the t r and t f increase. However, the exact mechanism which can explain the inverse relationship between the generation rate of the acceptor-like deep states and t r (and t f ) in driver TFT is not exactly known yet. Phenomenologically, the driver TFT degradation is more accelerated by the suddeness of time-varing current and electric field rather than by the current-flowing time itself. It is plausible to assume that the breaking of chemically weak bonds in a-IGZO thin film and at the a-IGZO/SiO 2 interface would be more activated as the current and electric field vary more rapidly. The weak interface bonds and the weak chemical bonds in the a-IGZO thin films (particularly Zn-O related bonds) can be broken by the AC pulsed stresses, and the broken bonds can cause the increase of subgap DOSs. 16) Zhu et al. reported similar relationship between pulse waveforms and interface trap generation rate in p-and ntype metal oxide semiconductor field effect transistors. 17) However, more research is necessary to find out the actual microscopic mechanism of this phenomenon in a-IGZO TFTs. Figure 4 Fig. 4(c) , where ÁV OUT0 represents the initial ÁV OUT before applying V IN pulse stresses. It is noticeable that the degradation of ÁV OUT (¼ ÁV OUT =ÁV OUT0 ) becomes more significant as t r and t f increase. It is because that the ÁV T of the load TFT more dominantly affects the inverter characteristic in comparison with that of the driver TFT. That is, V DD À V OH , which mainly affects ÁV OUT in the case of enhancement load-type n-channel TFT inverter is determined by V TL . Here, it is noteworthy that the V TL becomes larger with the increase of t r and t f . Therefore, the t r and t f -dependence of load TFT influences the degradation of ÁV OUT more strongly than that of driver TFT.
In this paper, the degradation of a-IGZO TFT inverter is investigated under a real logic operation condition. In order to analyze the origin of degradation, the transfer curves of driver and load TFT were measured respectively during pulse stresses and compared with subgap DOSs of each TFT extracted before and after inducing the pulses to the inverter circuit. In both TFTs the positive ÁV T with slight variation of SS is observed after inducing the V IN pulses. From the DOS extraction, we can conclude that the degradation of the driver TFT is due to the increase of acceptor-like deep states under inverter operation, while the charge trapping into the interface and/or a-IGZO thin film dominates the pulse stress-induced degradation of the load TFT. It is also found that the ÁV T of the load TFT increases as the t r and t f increase, while that of the driver TFT decreases with the t r and t f . For load TFTs, the longer current flow-induced stress time is considered as the cause for this phenomenon, and for driver TFTs, it is deduced that the breaking of chemically weak bonds in a-IGZO thin film becomes more activated as the current and electric field vary more rapidly. Finally, we notice that the degradation of the load TFT influences the degradation of ÁV OUT more strongly than that of the driver TFT. 
